Deleonibus S. , “Ultra Thin Films and Multigate Devices Architectures for future CMOS Scaling”, (Invited review paper) Science in China – Series F: Information Sciences , 54 ,5 (2011) , 990-1003, SPRINGER ; Science China Press

M. Rabarot, J. Widiez, S. Saada, J-P. Mazellier, J-C. Roussin, J. Dechamp, P. Bergonzo, F.Andrieu, O. Faynot, S. Deleonibus, L. Clavelier. , “Silicon-on-Diamond layer integration by wafer bonding technology”, Diamond and Related Materials, vol. 19, issue 7-9, pp. 796-805,2009,DOI: 10.1016/j.diamond.2010.01.049

M. Vinet, T. Poiroux, C. Licitra, J. Widiez, J. Bhandari, B. Previtali, C. Vizioz, D. Lafond, C. Arvet, P. Besson, L. Baud, Y. Morand, M. Rivoire, F. Nemouchi, V. Carron, and S. Deleonibus, “Self-Aligned Planar Double-Gate MOSFETs by Bonding for 22-nm Node, With Metal Gates, High-K Dielectrics, and Metallic Source/Drain”, IEEE Electron Device Letters, vol 30, n°7, pp 748-750, 2009

V. Barral, T. Poiroux, A. Bournel, J. Saint-Martin, D. Munteanu, J.L. Autran and S. Deleonibus, “Experimental investigation on the quasi-ballistic transport: Part I-Determination of a new backscattering coefficient extraction methodology” IEEE Trans. Electron Devices, 56, 408-419, 2009; Part II-Backscattering coefficient extraction and link with the mobility”, IEEE Trans. Electron Devices, 56, 420-430, 2009.

S. Poli, M. Pala, T. Poiroux, S. Deleonibus, and G. Baccarani, “Size dependence of surface-roughness-limited mobility in silicon-nanowire FETs,” IEEE Trans. Electron Devices, vol. 55, no. 11, pp. 2968–2976, Nov. 2008.